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Abstract
This article explains phase noise, jitter, and some slower phenomena
in digital integrated circuits, focusing on high-demanding, noise-critical
applications. We introduce the concept of phase type and time type (for
short, ϕ-type and x-type) phase noise. The rules for scaling the noise with
frequency are chiefly determined by the spectral properties of these two
basic types, by the aliasing phenomenon, and by the input and output
circuits.
Then, we discuss the parameter extraction from experimental data
and we report on the measured phase noise in some selected devices of
different node size and complexity. We observed flicker noise between
−80 and −130 dBrad2/Hz at 1 Hz offset, and white noise down to −165
dBrad2/Hz in some fortunate cases and using the appropriate tricks.
It turns out that flicker noise is proportional to the reciprocal of the
volume of the transistor. This unpleasant conclusion is supported by a
gedanken experiment.
Further experiments provide understanding on: (i) the interplay be-
tween noise sources in the internal PLL, often present in FPGAs; (ii) the
chattering phenomenon, which consists in multiple bouncing at transi-
tions; and (iii) thermal time constants, and their effect on phase wander
and on the Allan variance.
Keywords: Phase Noise, Jitter, Aliasing, FPGA, Bouncing, Allan
Variance, Thermal Stability.
1 Introduction
Timing analysis is generally driven by the design of logic functions. That is
why specs like “the input must be stable 600 ps before the clock edge” are
just countless. From this standpoint, it is sufficient to describe the fluctuations
in terms of jitter. Broadly speaking, jitter is the time fluctuation, evaluated in
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reference conditions. Because of the wide bandwidth, jitter is chiefly determined
by the white noise. Notice that proper operation requires an analog bandwidth
3–4 times the switching frequency, and in turn up to a few GHz with nowadays
components.
When the design comes to spectral analysis and to highly stable oscilla-
tors, language and requirements change radically. Fluctuations are generally
described in terms of phase noise, expressed either as Sϕ(f) or L (f), and the
low-frequency phenomena are no longer negligible. Low phase noise is crucial
in radars [1, 2, 3], modern telecomm [4], atomic frequency standards [5] and
particle accelerators [6, 7], just to mention some.
In the rapidly changing world of digital electronics, the literature on phase
noise is rather old and focuses on frequency dividers, either in TTL and ECL
components [8, 9], or in transistor-level modeling. Other references found are
more about data transfer in telecom networks than about components [10, 11,
12].
At the time of [8, 9], CMOS technology was used only in microprocessors
and complex functions. Gate arrays and FPGAs came later, with a new rapid
progress [13, 14, 15]. Interestingly for us, gate arrays and FPGAs bridge the gap
between logical/computational functions and circuit-level design. The precise
control on electrical signals that follows opens a new challenge in understand-
ing noise. However, VLSI engineers are mostly concerned with noise margin,
crosstalk, and power distribution [16]. Conversely, amplitude and phase noise
are not studied.
The purpose of this article is to set the basic knowledge about phase noise,
and to provide examples. We focus on the clock distribution because clock edges
are the most critical ones for timing. This does not sounds a limitation, first
because critical signals can be synchronized to a clock line, and second because
a chip in charge of a highly critical operation should not perform multiple tasks
‘cross-talking’ at random with one another.
Designing the experiments was initially difficult. However, after a noise
model and the first results were available, reproducing similar experiments is
surprisingly simple. We hope that the reader will be able to port our ideas to
other technologies and logic families. The reader may also learn about reverse
engineering the noise.
2 Definitions, and Phase Noise Models
Phase noise is often expressed as the one-sided PSD Sϕ(f) of the random phase
ϕ(t). In technical literature we often find L (f), defined as L (f) = 12Sϕ(f) and
given in dBc/Hz [17]. Alternatively, phase noise is represented as the phase time
fluctuation x(t), and its PSD Sx(f). Since x(t) is equivalent to ϕ(t) converted
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into time, it holds that
x(t) =
1
2piν0
ϕ(t) [s] (1)
Sx(f) =
1
4pi2ν20
Sϕ(f) [s
2/Hz] , (2)
where ν0 is the carrier frequency. Our notation is consistent with general liter-
ature [17, 18], yet for the choice of fonts for some specific quantities as a minor
detail.
A model which is useful to describe phase noise is the polynomial law
Sϕ(f) =
0∑
j=m
bjf
j Sx(f) =
0∑
j=m
kjf
j , (3)
where the integer m < 0 depends on the device. After (2), it holds that kj =
bj/4pi
2ν20 . The sum (3) describes the usual noise types: white phase noise b0,
flicker phase noise b−1/f , white frequency noise b−2/f2, etc. Common sense
suggests that in two-port components, noise processes higher than 1/f (i.e., f j ,
j< − 1) cannot extend over unlimitedly low frequencies, otherwise the input-
output delay diverges in the long run.
The polynomial law is also used for the PSD of the voltage noise n(t)
Sn(f) =
0∑
j=m
hjf
j [V2/Hz] (4)
(notice the font in hj , because hj reserved for Sy(f) =
∑
j hjf
j). The reader
familiar with analog electronics finds an obvious analogy with the parameter en
[nV/
√
Hz], specified separately for white and flicker noise.
The rms time fluctuation J can be calculated integrating Sx(f) over the
system bandwidth (Parseval theorem)
J2 =
∫ fH
fL
Sx(f) df . (5)
The lower limit fL is set by maximum differential delay in the system. The
upper limit is fH = ν0. The reason is that the fluctuations are sampled at the
clock edges, thus at 2ν0. The quantity J
2 can be identified with the variance〈
x2(t)
〉
, yet after filtering out the f < fL part.
For our purposes, J is approximately equivalent to the rms jitter. By con-
trast, the general term ‘jitter’ has wider scope, mostly oriented to SDH telecomm
systems. It includes different types of noise and interferences starting at 10 Hz,
with different weight for each (the term ‘wander’ is preferred below 10 Hz). See
for example [19, 20, 10] for standards and useful digressions. In a FPGA, there
may be a factor 1000 between the rms jitter and the overall jitter, also including
interferences.
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Figure 1: Block diagram describing the noise in the clock distribution.
We introduce two basic types of process discussed below, which take their
names from the frequency-scaling properties.
The phase-type (or pure phase-type) process is, by definition, a process in
which the statistical properties of ϕ(t) are unaffected after changing the carrier
frequency ν0 in a suitable wide range. Hence, x(t) scales with ν0 according to
(1).
The roles of ϕ(t) and x(t) are interchanged in the time-type process. So, the
time-type (or pure time-type) process is, by definition, a process in which the
statistical properties of x(t) are unaffected after changing the carrier frequency
ν0 in a suitable wide range. Of course, x(t) scales according to (1).
The concepts of phase-type and time-type process apply to phase noise,
wavelet variances (Allan and Allan-like), environmental effects, etc. Most read-
ers are familiar with the ‘personality’ of the ϕ-type noise from the phase noise of
RF/microwave amplifiers [21]. Thermal noise, flicker, and some environmental
effects in amplifiers behave in this way. Conversely, the thermal drift of the
delay in a coaxial cable or optical fiber are time-type processes. The x-type
noise also describes the ideal noise-free synthesizer, which transfers x(t) from
the input to the output, independently of ν0.
3 Noise in the Clock Distribution
A lot about phase and time fluctuations can be learned from the simple model
sketched in Fig. 1. The input signal of frequency ν0 is first converted into a
square wave with full voltage swing, full slew rate and full bandwidth, and
then distributed. Restricting our attention to white and flicker, we get the four
behaviors listed in Table 1 and discussed below.
3.1 Spectrum of the Phase-Type (ϕ-type) Phase Noise
In digital circuits we often encounter the aliased ϕ-type noise. Let us start
with ϕ-type noise at the input of a digital circuit, where the input signal v(t)
crosses a threshold affected by a fluctuation n(t). Under the assumption that
the input Slew Rate (SR) is high enough to avoid multiple bouncing (Sec. 6),
5
we get x(t) = n(t)/SR and, after (1),
ϕ(t) =
2piν0
SR
n(t) . (6)
Notice that the direct measurement of n(t) is possible only in simple circuits
which allow the simultaneous access to input and output of the gate.
The sinusoid is the preferred clock waveform because it propagates through
circuit boards with best impedance matching and lowest crosstalk and radia-
tion, and because high purity reference oscillators work in sinusoidal regime.
Discarding the dc component and setting the threshold at 0, the clock signal
v(t) = V0 cos(2piν0t) (7)
has slew rate SRv = 2piν0V0. In this conditions, the phase fluctuation is
ϕ(t) =
n(t)
V0
(ϕ-type) . (8)
Generally, the analog bandwidth B of a digital circuit is greater than the
max ν0 by a factor of 3–4. This is necessary for the device to switch correctly.
In turn, the bandwidth of n(t) is equal to B. Squaring the input signal samples
n(t) at the zero crossings introduces aliasing. The spectrum of the sampled
signal is
Sn,s(f) =
B
ν0
h0 + . . . (sampled noise) , (9)
where the 1/f and higher terms are neglected because of the comparatively noise
power. A trivial way to prove (9) is to calculate the variance
〈
n2(t)
〉
= h0B
(Parseval theorem) before sampling, and to state that it is equal to the variance
σ2 = Sn,s(f)ν0 of the sampled signal. Accordingly, the phase noise is
b0 =
h0B
ν0V 20
(white, aliased ϕ-type) (10)
k0 =
h0B
4pi2ν30V
2
0
(same, after (2)) . (11)
Oppositely, aliasing has negligible effect on flicker h−1/f and on higher terms
(1/f2, 1/f3 etc.). It follows from (8) that
b−1 =
h−1
V 20
, C vs. ν0 (flicker, pure ϕ-type) (12)
k−1 =
h−1
4pi2ν20V
2
0
(same, after (2)) . (13)
Figure 2 shows the spectral properties of the ϕ-type noise. Aliasing scales
the white noise as 1/ν0, but it has no effect on flicker. The corner frequency fc
which separates white from flicker regions is obtained equating (10) to (12)
fc =
ν0
B
h−1
h0
(corner, ϕ-type noise) . (14)
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Figure 2: Spectra originated by the phase type (ϕ-type) phase noise.
3.2 Spectrum of the Time Type (x-type) Phase Noise
The x-type noise originates after the input comparator, where the clock signal
has full SR and bandwidth. Though threshold fluctuations are always present,
the voltage-to-time conversion has little effect, and the gate is characterized by
its delay fluctuations. So, each gate of the clock distribution contributes to the
delay, and the fluctuations add up statistically. At a closer sight, the device may
be organized hierarchically, for example in gates and cells, likely with a longer
propagation time between cells. Nonetheless, the fluctuation is proportional to
the length and to the complexity of the distribution chain.
The pure x-type noise is found in the 1/f region and below, not affected by
aliasing. The noise spectrum is described by
k−1 = C vs. ν0 (flicker, pure x-type) (15)
b−1 = 4pi2ν20 k−1 (same, after (2)) , (16)
where k−1 is the technical parameter which results from the clock distribution.
The aliased x-type results from sampling the fluctuation at the frequency
2ν0, which affects the white noise region. The spectral parameter k0 is found in
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Figure 3: Spectra originated by the time type (x-type) phase noise.
the same way as with (9), neglecting the 1/f and higher terms
k0 = J
2/ν0 (white, aliased x-type) (17)
b0 = 4pi
2J2ν0 (same, after (2)) . (18)
The spectral properties of the x-type noise — i.e., (15)–(18) — are summa-
rized in Fig. 3. The corner frequency which divides the flicker from the white
region is calculated by equating (15) to (17)
fc =
ν0 k−1
J2
(corner, x-type noise) . (19)
3.3 Interpretation of Phase Noise Spectra
A series of spectra Sϕ(f) taken with several values of ν0 helps to understand
the interplay of noise types. Scaling ν0 in powers of two seems appropriate.
Let us start with flicker, Sϕ(f) = b−1/f . Comparing (12) to (16), we expect
that the noise is of the ϕ-type at low ν0, and of the x-type at high ν0, with a
corner frequency
νc =
1
2piV0
√
h−1
k−1
(flicker) . (20)
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This is shown in Fig. 4 A. Far from νc, we can evaluate
h−1 = V 20 b−1 (ν0  νc) (21)
k−1 =
b−1
4pi2ν20
(ν0  νc) . (22)
The white phase noise Sϕ(f) = b0 is described by (10) at low ν0, and by
(18) at high ν0, separated by the cutoff
νc =
√
B h0
2piV0J
. (white) . (23)
This is shown on Fig. 4 B. At low ν0, (10) enables to calculate the noise power〈
n2(t)
〉
= h0B of the input threshold
h0B = V
2
0 b0ν0 (ν0  νc) . (24)
Assuming that B is equal to 3–4 times the maximum ν0, we can infer h0 and the
noise voltage en =
√
h0. Conversely, at high ν0 we can extract the fluctuation
J =
1
2pi
√
b0
ν0
(ν0  νc) . (25)
This can be compared to the rms jitter, if available in the specs.
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Figure 5: The digital phase meter is either a Symmetricom (now Microsemi)
5125 or 5120. The two outputs may have different frequency.
4 Selected Noise Measurements
We measured the phase noise of several devices routinely used in our labs.
This is a necessary step, before considering an unbound search for the best.
Accordingly, the measurement method (Fig. 5) is more about flexibility than
about sensitivity. Anyway, the phase noise of digital components is generally
higher than that of common low noise components (i.e., amplifiers and mixers).
On the other hand, we need simple operation in a wide range of frequency, with
signals that may not be at the same frequency as the reference. For us, this is
the relevant feature of the Microsemi 5125 (1–400 MHz) and 5120 (1–30 MHz)
instruments. These instruments make use of correlation and average on the
spectra of two nominally equal channels which measure the same quantity, which
rejects the single channel noise [22, 23]. Notice that the oscillator is common
mode, with very small differential delay, hence its noise is highly rejected. The
Fourier frequency spans from 1 mHz to 1 MHz.
4.1 Cyclone III (65 nm)
In a first experiment, we measure a Cyclone III [24] in a clock buffer configu-
ration. The input sinusoidal clock V0 = 1 Vpeak (+10 dBm on 50 Ω) is squared
and distributed as in Fig. 1 A. The spectrum is shown in Fig. 6.
We first look at the white noise region. Our model suggests aliased ϕ-type
noise (10) at low ν0, and aliased x-type noise (18) beyond the cutoff given by
(23), as shown on Fig. 4 B. Starting from ν0 = 3.125 MHz, b0 scales down as
−3.5 dB per factor-of-two, in fairly good agreement with the 3 dB predicted
by the model. This results from the data fit shown on Fig. 6 top-right. Taking
V0 = 1 V, (10) gives a threshold fluctuation
√
h0B = 550 ± 65 µV. The ‘± 65
µV’ results from b0 ∝ 1/ν1.160 ’ instead of the 1/ν0 law. Assuming B = 2.5
GHz (analog bandwidth, four times the maximum toggling frequency), we get√
h0 = 11± 1.3 nV/
√
Hz. This is in agreement with general experience, which
suggests that general high-speed electronics has a typical noise level of 10–15
nV/
√
Hz.
At ν0 ≥ 100 MHz, the white noise falls outside the 1 MHz span. Since this
occultation occurs before the aliased x-type noise shows up, we have no direct
10
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Figure 6: Phase noise of the Cyclone III clock distribution.
access to k0. On Fig. 6, at the maximum f (1 MHz) and at 400 MHz carrier, the
white noise is below −138 dBrad2/Hz (upper bound). This value, integrated
over B = 400 MHz and converted into time, gives 1 ps, which is an upper bound
for J.
Flicker noise is in good agreement with pattern of Fig. 4 B only at ν0 ≥ 100
MHz. From this part of the plot, we calculate
√
k−1 = 21 fs. By contrast, at
ν0 ≤ 50 MHz b−1 scales as ≈ 1.5 dB per factor-of-two instead of being constant.
This discrepancy is not understood. However, the 1/f region is rather irregular,
and corrupted by bumps, even more pronounced at low ν0.
The lowest flicker found on Fig. 6 (−115 dBrad2/Hz at 3.125 MHz carrier),
converted into voltage using (12), gives
√
h−1 = 2.6 µV (upper bound for the
input voltage flicker). Interestingly, this value is similar to the flicker of some
CMOS high-speed operational amplifiers (for instance, 1.9 µV for the Texas
Instruments OPA354A).
Figure 7 shows the phase noise of the output buffer. The white noise is too
11
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Take away 3 dB for the noise of one buffer.
low to be visible with the 1 MHz span, masked by flicker and by some bumps
at 104 . . . 106 Hz. By contrast, the flicker noise is in perfect agreement with the
6 dB per factor-of-two model (pure x-type noise). Comparing Fig. 7 to Fig 6, at
ν0 = 400 MHz the flicker of the complete clock distribution is close to that of
the output buffer. So, the contribution of the output buffer is not negligible.
Conversely, at lower ν0 a significantly larger flicker rises in the clock distribution
chain.
4.2 Measuring the Time Type (x-Type) Noise with the Λ
Divider
After some tests, we realized that the Λ frequency divider [25] is a good tool to
measure the x-type noise of the clock distribution. First, a frequency divider is
useful in that the input time fluctuation (ϕ-type noise, (13)) is kept low by using
a high input frequency, while the measurement at the lower output frequency is
12
Zynq, b–1 = –101 dB
Cyclone III, b–1 = –115.5 dB
Max 3000, b–1 = –130.5 dB
File: Lambda-dividers
C.Calosso, E.Rubiola, Dec 2016
÷10 dividers, 100 MHz ck, Λ config 
Sφ
, d
B
ra
d2
/H
z
Figure 8: Phase noise of some components used as a ÷10 frequency divider in
the Λ configuration.
simpler (both instruments are suitable, and the background is lower). Second,
the Λ divider circumvents the aliasing phenomenon. In fact, a Λ divider ÷D
provides a triangle-like output waveform by combining D phases of a square
wave, which is equivalent to sampling at the input frequency.
Figure 8 shows the phase noise of some devices used as ÷10 dividers in Λ
configuration, with 100 MHz input and 10 MHz output frequency. The flicker
coefficient is clearly identified, not corrupted by artifacts. The bump at 20
kHz (Zynq and Cyclone III) is due to the insufficiently filtered power supply.
Finally, the Λ divider implemented with the Max 3000 deserves mentioning for
its low noise (b−1 = −130.5 dBrad and b0 = −165 dBrad2/Hz). This is lower
than regular dividers (general experience), and just 10 dB above the NIST
regenerative dividers [26] at the same output frequency.
5 The Volume Law
The idea that the phase noise coefficient b−1 is proportional to 1/V, where V
is the active volume, has been around for a while. In quartz resonators, this
appears either directly or as a side effect of the larger size at lower frequency
[27, 28, 29, 30, 31, 32]. In ultrastable Fabry-Perot cavities, flicker is powered by
thermal noise and proportional to the reciprocal of the length [33, 34] which is
approximately equivalent to 1/V after mechanical design rules.
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The 1/V law results from a gedankenexperiment in which we combine m
equal and independent devices, giving b−1|total = b−1|dev/m. This has been
confirmed experimentally with amplifiers [35, Chapter 2], [21]. Flicker is of
microscopic origin because the probability density function is Gaussian, which
originates from a large statistically-independent population through the central
limit theorem. So, the m devices can be combined in a factor-of-m larger device
exhibiting a factor-of-1/m lower flicker. Similarly, we expect higher flicker if the
size of the device is scaled down, until space correlation appears. The limit for
small volume is not known.
In digital electronics, the volume V of the active region is proportional to
the node size S. For reference, S is of 10 µm in Intel 4004 (1971), and of 16 nm
in the Apple A10 Fusion chip of the iPhone 7. While the footprint surface is
proportional to S2, the two scaling rules are common in the literature on VLSI
systems, known as constant-voltage and Dennard [16, P. 253], [36], agree in the
depth proportional to S. Thus, V ∝ S3. The wire delay may contain √S,
however, the flicker associated to wires is too small to deserve attention [37].
We measured a few components using the ÷10 Λ divider configuration. This
gives access to the 1/f noise of the clock distribution, which is of the x-type.
We used 100 → 10 MHz, or 30 → 3 MHz with the Cyclone and the Cyclone II
for practical reasons, sharing a 5125A and a 5120A. The results are shown in
Fig. 9, which compares the 1/f PM noise to S.
The MAX V is not accounted for in the analysis because the spectrum was
taken in unfavorable conditions, yet kept for completeness. A linear regression
gives k−1 = −26.2 log10(S)− 219.5 dBs2, with S in nm. Fitting the same data
with the exact volume law gives k−1 = −30 log10(S) − 212.1 dBrad2/Hz. The
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Figure 10: Simulation of carrier crossing a fluctuating threshold (normalized 1
Hz carrier, 1 Vpeak). Multiple crossing occurs in the center of the plot.
−26.2 dB/dec slope is reasonably close to the 1/V law (−30 dB/dec), with a
number of measurement and accuracy insufficient to assess a discrepancy.
6 Input Chatter
Chatter is a fast random switching of a comparator, which occurs in the presence
of wideband noise when the mean square slew rate of noise exceeds that of the
signal at the threshold, i.e.,
〈
SR2n
〉
> SR2v. The phenomenon is shown in Fig. 10
and 11.
Following the Rice’s approach [38, 39], noise in the small interval [f, f + ∆f ]
can be represented as the sinusoidal signal nf (t) = Vf cos(2pift+θf ), which has
random amplitude Vf , random phase θf , and slew rate
SRn,f = 2pifVf sin(θf ) . (26)
The Parseval theorem requires that
〈
n2f (t)
〉
= Sn(f) ∆f , thus〈
V 2f
〉
= 2Sn(f) ∆f (27)
because
〈
cos2(. . . )
〉
= 1/2 in nf (t). The mean square slew rate is calculated
combining (26) and (27), integrating on frequency, and averaging on θf . Since〈
sin2(θf )
〉
= 1/2,
〈
SR2n
〉
= 4pi2
∫ ∞
0
f2Sn(f) df . (28)
In turn,
〈
SR2n
〉
is determined by white noise Sn(f) = h0, f = [0, B]. Other
noise types are negligible because they occur al low frequency, compared to B,
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Figure 11: Example of chatter (multiple bouncing) when the input SR is insuf-
ficient as compared to the SR associated to noise.
and because of the f2 term in (28). Thus〈
SR2n
〉
=
4pi2
3
h0B
3 . (29)
Since the clock signal (7) has slew rate SRv = 2piν0V0, the chatter threshold is
ν0V0 =
√
1
3
h0B3 (chatter threshold) . (30)
Taking the Cyclone III parameters (Sec. 4.1, B = 2.5 GHz and en = 11
nV/
√
Hz, thus h0 = 1.21×10−16 V2/Hz), and ν0 = 4.7 MHz, (30) suggests a
threshold V0 = 169 mV. On Fig. 11, we see that chattering occurs at V0 =
100 mV, and at V0 = 50 mV the transitions are broken. Given the difficulty
of identifying the parameters, the agreement between model and observation is
satisfactory.
After (30), chattering is more likely at low carrier frequency. However,
Fig. 11 shows that this can occur at 5 MHz, a standard frequency of great
interest for high stability signals.
7 Internal PLL
The internal PLL is intended to provide high frequency internal clock stabilized
to an external reference, often 5-10-100 MHz. We show simple experiments
which give insight in the Cyclone III.
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The PLLs is shown in Fig. 12. The VCO operates in the 0.6–1.3 GHz range,
extended to 300–650 MHz by the optional ÷2 divider, always present in our
tests. A classical phase-frequency detector (PFD) is present, with charge pump
output driving the analog feedback to the VCO. The PLL output frequency is
νo =
N
CDνi. This leaves three degrees of freedom (N , C and D), two of which are
available to the designer. The programming tool (Quartus) uses one to ensure
that internal design rules are satisfied.
The VCO relies on a LC resonator on chip. General literature suggests a
quality factor Q of 5–10, limited by the technology [40]. Therefore, we expect a
Leeson frequency fL = νvco/2Q of the order of 50 MHz.
In a first experiment (Fig. 13), we use the PLL as a ‘cleanup’ (νo = νi), yet
with a high purity input. This gives the noise of the PLL, at different values
of νi. For lowest noise, we use the phase comparator at the highest possible
frequency (νi) by setting D = 1. The VCO frequency ends up to be 400, 600 or
640 MHz, depending on νo. On Fig. 13, the white noise floor is not seen. This is
sound because noise can be white only beyond fL, which is beyond the 1 MHz
span. Flicker is of the ϕ-type at 5 and 10 MHz, with b−1 = 2.5×10−10 rad2/Hz
(−96 dB). Since this type of noise is not scaled down by the ÷N divider in the
loop, we ascribe it to the phase detector. This is because (i) with the tight lock
implemented we do not expect to see the VCO; and (ii) the input comparator
and the output stage of the ÷N divider have some 10 dB lower noise in similar
conditions (−115 dBrad2/Hz, Section 4.1).
In the second experiment, we use the PLL as a frequency multiplier in powers
of two (νo = 2
mνi) from 10 MHz to 640 MHz, with νi = 10 MHz. Again, we
use D = 1 for lowest noise. The VCO delivers 320, 400 or 640 MHz, depending
on νo. The phase noise spectrum (Fig. 14) indicates that flicker is of the x-type,
scaling up as ν2o . This indicates that the phase detector is the dominant source
of noise, with negligible contribution of the dividers. So, the time fluctuation
x(t) is transferred from the phase detector to the VCO, and then from the VCO
to the output. The phase ϕ(t) scales accordingly, that is, ×N/C.
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8 Thermal Effects
8.1 Thermal Transients
Common sense suggests that delay is affected by the junction temperature TJ ,
while other parameters like TC and TA (case and ambient temperature) are
comparatively smaller importance.
Our method consists in using the electrical power P to heat the chip, and
calculate TJ from the thermal resistance ΘJA and the transients. In turn, P is
chiefly set by the charge/discharge cycle of the gate capacitance, whose energy
is E = CV 2. Thus, N gates switching at ν0 dissipate P = NCV
2ν0. Of course,
P can be changed instantaneously. The delay is measured with a Symmetricom
5125A test set used as a phase meter and also as a time-interval counter.
We measured a Cyclone III used as a clock buffer (actually, 10 buffers con-
nected in parallel through 330 Ω resistors). The temperature had to be low-pass
filtered by covering the card with a small piece of tissue. The results are shown
in Fig. 15.
In the main body, all the curves show an exponential behavior plus a linear
drift
x(t) = k′∆T
(
1− e−t/τ˜)+ k′′t , (31)
where ∆T = TJ − TA results from setting ν0 in powers of two, and τ˜ is the
time constant. For reference, we observed P = 1 W at 400 MHz, which means
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Figure 14: The internal PLL is used as a frequency multiplier in powers-of-two
of multiples of the 10 MHz frequency reference.
∆T ≈ 10 K with ΘJA ≈ 10 K/W (including the thermal pad on the pcb), and
neglecting the dissipation at ν0 = 0.
The linear drift (1 fs/s, or 10−15 fractional frequency) does not scale with
power. This behavior is typical of the environment temperature, slowly drifting
during the measurement (a fraction of a Kelvin over 1 hour). Extrapolating the
drift to t = 0, we get the asymptotic effect of the ∆P transient alone.
The time constant τ˜ is found as the intercept of the tangent at t = 0 and
the linear drift (dashed lines). This graphical process removes the drift. The
value τ˜ = 400 s is the same for all the transients.
The inset of Fig. 15 shows the delay versus the carrier frequency (dissipated
power). As expected, the delay is proportional to TJ , set through ν0. Account-
ing for P and ΘJA, the thermal coefficient of the delay is 10 ps/K.
8.2 Allan Deviation
Generally, σy(τ) should follow the 1/τ law (white and 1/f phase noise). Other
types of instability, as frequency noise would reveal a phase noise steeper than
1/f , and the delay of the device would diverge in the long run. However,
bumps may be present. Notice that 1/f phase noise in practice never yields
large integrated delay.
Figure 16 shows the Cyclone III Allan deviation σy(τ), measured with a
Symmetricom 5125A test set.
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Figure 15: Thermal effects measured on a Cyclone III FPGA. Each curve
represents the thermal transient when the clock frequency is divided by two.
We first discuss the 1/τ region of Fig. 16 A. At low ν0, σy(τ) decreases
proportionally to 1/ν0. For τ = 1 s, we read σy = 10
−12 at 3.125 MHz, 5×10−13
at 6.25 MHz, etc. At higher ν0 the curves get closer to one another, and overlap
at ν0 ≥ 100 MHz.
Taking the classical conversion formulae for Allan variance and spectra (for
example, [41, P. 77–80], or [17]), the 1/ν0 behavior is equivalent to h1 ∝ 1/ν20
(frequency fluctuation spectrum Sy(f) = h1f), thus to b−1 = C vs. ν0. This is
the signature of the pure ϕ-type noise, as expected at low ν0 and at low f , thus
at long τ . We recall that the fluctuation of the input threshold is dominant at
low ν0, and that the low f region is dominated by the 1/f phase noise, virtually
unaffected by aliasing.
By contrast, the σy(τ) = C vs. ν0 behavior is equivalent to h1 = C vs. ν
2
0 ,
thus b−1 ∼ ν20 . This is the typical of the pure x-type noise, as expected at high
ν0 and at low f , thus at long τ . The fluctuation of the input threshold is no
longer relevant, and the low f region is still dominated by the 1/f phase noise,
virtually unaffected by aliasing.
In summary, the 1/τ region of the σy(τ) plot is consistent with the predictions
of Section 2.
On the right hand of Fig. 16 A, σy(τ) seems to leave the 1/τ law. This
can only be a local phenomenon, i.e. a bump. Carrying on the experiment,
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Figure 16: Allan deviation σy(τ) derived from the FPGA delay.
in Fig. 16 A the measurement of σy(τ) restarts immediately after switching ν0,
while in Fig. 16 B the measurement of σy(τ) is delayed by 1 hour after switching
ν0. The relevant difference is that in A each curve suffers from the cooling-down
transient of the previous measurement, while in B each measurement starts in
steady state. Bumps show up in A at τ ≥ 30 s, and they get stronger at higher
ν0, where the thermal dissipation is stronger, and almost disappear in B. This
is a qualitative confirmation of the presence of two separate time constants (end
of Sec. 8.1).
8.3 Side Effects of the Thermal Dissipation
We have shown that the electrical activity inside the FPGA heats the chip, and
in turn affects the delay. Variations exceeding 50 ps have been observed in the
presence of a light burden. The analysis gives a warning, thermal crosstalk is
around the corner when the same FPGA is in charge of more than one task,
made worse by the heat latency. Attempts to fit low noise and high-stability
functions (frequency dividers, etc.) in a chip processing at high rate may be
difficult or give unpredictable results.
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